

I claim:

SUB (31)

1. A computer-implemented method for remapping between pixel coordinate space and memory address space, comprising the steps of:

- a) defining a phantom port containing a plurality of memory addresses;
- b) generating an address to the phantom port using a conventional addressing scheme;
- c) determining an address in memory address space corresponding to the generated phantom port address; and
- d) accessing the address in memory address space.

2. The method of claim 1, wherein b) comprises generating an address to the phantom port using a linear addressing scheme.

3. The method of claim 1, wherein b) comprises generating an address to the phantom port using a tiled addressing scheme.

4. The method of claim 1, wherein the phantom port has a span size equal to a power of two.

5. The method of claim 4, wherein c) comprises determining an address in memory address space by extracting at least one field from the phantom port address.

6. A computer-implemented method for accessing representations of pixels for a display panel in a frame buffer, each pixel having a first coordinate and a second coordinate, the method comprising the steps of:

- a) determining a span of first coordinates of pixels of the display panel;
- b) defining a virtual frame buffer having a first dimension at least as large

as the span of the first coordinates;

- c) generating a virtual address indicating a first coordinate and second coordinate of a pixel from the first dimension of the virtual frame buffer and the first and second coordinates of the pixel, with the virtual address identifying a memory cell; and
- d) performing one of a reading operation and a writing operation of a representation of the pixel in the memory cell identified by the virtual address.

7. The method of claim 6, further comprising:

- f) repeating b) through d) for each of a plurality of pixels having first coordinates in the determined span.

8. The method of claim 6, further comprising:

- f) defining a base value, and wherein the first dimension of the virtual frame buffer is a power of the base value.

9. The method of claim 8, wherein the first and second coordinates of the pixel are stored as bit representations and the base value is defined as a power of two.

10. The method of claim 9, wherein the first and second coordinates of the pixel are stored as bit representations and c) comprises concatenating the bit representation of the first coordinate of the pixel to the bit representation of the second coordinate of the pixel.

11. The method of claim 10, wherein d) comprises converting the generated virtual address into a memory address in a memory address range of the frame buffer and performing one of a reading operation and a writing operation of a repre-

sentation of the pixel in a memory cell identified by the memory address.

1 ¹ ~~12.~~ The method of claim ¹ ~~6~~, wherein d) comprises performing one of a
2 reading operation and a writing operation of a representation of the pixel in a
3 memory cell identified by the virtual address in a frame buffer addressed by the ad-
4 dresses of the virtual frame buffer.

1 ⁸ ~~13.~~ The method of claim ¹ ~~12~~, wherein the frame buffer is addressed by the
2 addresses of the virtual frame buffer that represent virtual addresses of pixels of the
3 display panel.

1 ⁹ ~~14.~~ A computer-implemented method for accessing representations of pix-
2 els of a display panel in a frame buffer, the display panel having a plurality of pixels
3 each pixel having a first coordinate and a second coordinate, the method comprising
4 the steps of:

- 5 a) determining a span of first coordinates of pixels of the display panel;
- 6 b) selecting a second tile span representing a length of a tile of the display
7 panel along the second coordinates of pixels of the display panel;
- 8 c) defining a virtual frame buffer having a first dimension at least as large
9 as the span of the first coordinates times the second tile span;
- 10 d) generating a virtual address indicating a first coordinate and a second
11 coordinate for a pixel from the first dimension of the virtual frame
12 buffer and the first and second coordinates of the pixel; and
- 13 e) performing one of a reading operation and a writing operation of a rep-
14 resentation of the pixel in a memory cell of the frame buffer identified
15 by the virtual address.

1 ¹⁰ ~~15.~~ The method of claim ⁹ ~~14~~, further comprising:

34

00004573.062797
162290 E24880

f) repeating c) through e) for each of a plurality of pixels of the display panel.

⁹
¹¹ 16. The method of claim ~~14~~, further comprising:

f) defining a base value, and wherein the first dimension of the virtual frame buffer is a power of the base value.

¹¹
¹² 17. The method of claim ~~16~~, wherein the first and second coordinates of the pixel are stored as bit representations and the base value is defined as a power of two.

¹²
¹³ 18. The method of claim 14, wherein the first and second coordinates of the pixel are stored as bit representations and d) comprises:
f) removing a quantity of bits from the bit representation of the second coordinate of the pixel equal in number to the length of the second tile span and concatenating the quantity bits with the bits of the bit representation of the first coordinate of the pixel; and
g) concatenating with the result of f) bits of the bit representation of the second coordinate of the pixel less the quantity of bits.

¹³
⁹ 19. The method of claim ~~14~~, wherein d) comprises converting the generated virtual address into a frame buffer address in a frame buffer address range of the frame buffer and performing one of a reading operation and a writing operation of a representation of the pixel in a memory cell of the frame buffer identified by the frame buffer address.

¹⁴
⁹ 20. The method of claim ~~14~~, wherein d) comprises performing one of a reading operation and a writing operation of a representation of the pixel in a memory cell identified by the virtual address in a frame buffer addressed by virtual

4 addresses.

1 ¹⁴ 15/21. The method of claim 20, wherein the frame buffer is addressed by the
2 addresses of the virtual frame buffer that represent virtual addresses of pixels of the
3 display panel.

1 ~~SUB 22~~ 22. A system for remapping between pixel coordinate space and memory ad-
2 dress space, comprising:
3 a central processing unit;
4 a frame buffer memory coupled to the central processing unit and having an
5 associated memory address scheme;
6 a memory address device coupled to the central processing unit for defining a
7 phantom port containing a plurality of memory addresses, each of a
8 subset of the memory addresses mapping to an address in the frame
9 buffer memory; and
10 a remapping device coupled to the memory address device for converting an
11 address between the memory address scheme of the frame buffer
12 memory and a memory address of the phantom port.

1 23. The system of claim 22, wherein the defined phantom port has a span
2 equal in size to a power of two, and wherein the remapping device comprises at
3 least one field extractor for extracting fields from the memory address of the phan-
4 tom port.

1 24. A system for accessing representations of pixels for a display panel in a
2 frame buffer, each pixel having a first coordinate and a second coordinate, compris-
3 ing:
4 a processing unit;

5 a data accessing module for converting pixel coordinates to virtual frame
6 buffer addresses;
7 a video controller for transmitting video data;
8 a system memory including a frame buffer for storing digital video data;
9 a bus coupled to the processing unit, the data accessing module, the video
10 controller, and the system memory, for transmitting data therebe-
11 tween; and
12 a display system coupled to the video controller for receiving and displaying
13 video data on the display panel.

1 25. The system of claim 24, wherein the system memory further comprises
2 an address decoder for decoding read and write requests and further for determining
3 a memory location within the frame buffer. C

1 26. The system of claim 24, wherein the virtual frame buffer addresses are ar-
2 ranged to form a virtual frame buffer having a span equal to a power of two, and
3 wherein the data accessing module converts pixel coordinates to virtual frame
4 buffer addresses using concatenation.

1 27. The system of claim 26, wherein the first and second coordinates of the
2 pixel are stored as bit representations and wherein the data accessing module con-
3 verts pixel coordinates to virtual frame buffer addresses by concatenating the bit rep-
4 resentation of the first coordinate of the pixel to the bit representation of the second
5 coordinate of the pixel.

1 28. The system of claim 24, wherein the data accessing module further con-
2 verts virtual frame buffer addresses to pixel coordinates.

1 29. The system of claim 28, wherein the virtual frame buffer addresses are ar-

2 ranged to form a virtual frame buffer having a span equal to a power of two, and
3 wherein the data accessing module converts virtual frame buffer addresses to pixel
4 coordinates using bit field extraction.

08084573.062797